Bookmarks
Tag cloud
Picture wall
Daily
RSS Feed
  • RSS Feed
  • Daily Feed
  • Weekly Feed
  • Monthly Feed
Filters

Links per page

  • 20 links
  • 50 links
  • 100 links

Filters

Untagged links
11 results tagged cpu  ✕   ✕
GitHub - randaller/llama-cpu: Inference on CPU code for LLaMA models https://github.com/randaller/llama-cpu
Thu 13 Apr 2023 11:06:32 AM PDT archive.org

This repository is intended as a minimal, hackable and readable example to load LLaMA (arXiv) models and run inference by using only CPU. Thus requires no videocard, but 64 (better 128 Gb) of RAM and modern processor is required. Make sure you have enough swap space (128Gb should be ok :).

python ai ml cpu models selfhosted
CPU Benchmark Charts https://www.cpubenchmark.net/
Thu 02 Mar 2023 01:29:34 PM PST archive.org

A site that lets you compare CPU benchmark stats.

online cpu benchmarks comparisons
CPU Shack https://www.cpushack.com/
Thu 09 Dec 2021 04:54:32 PM PST archive.org

CPU History Museum for Intel CPUs, AMD Processor, Cyrix Microprocessors, Microcontrollers and more.

cpu museum history computers silicon
bradleyeckert/chad https://github.com/bradleyeckert/chad
Sat 26 Jun 2021 04:31:25 PM PDT archive.org

James Bowman's seminal paper on the J1 CPU was presented in 2010. At under 200 lines of Verilog, the J1 was a real breakthrough in simplicity. It also happens to be a very powerful Forth processor.

The Chad CPU, like the J1, has excellent semantic density. The application of the J1 was a UDP stack in a Xilinx FPGA. The code was 70% smaller than the equivalent C on a MicroBlaze. The code just wouldn't fit in memory, so the J1 was used instead. Admittedly, MicroBlaze is a hog. However J1 has a lot going for it. Calls and jumps take only a single cycle. Often a return is combined with an ALU instruction to cause a return in zero instructions. It's a little freaky to watch in simulation if you're used to control flow changes having to deal with pipelines.

The system can be understood and maintained by one person due to simplicity.

Built for security. The ISA doesn't support random read of code memory, which makes reverse engineering and hacking the code an exercise in chip probing if it can even be done. The MCU boots from SPI flash, which is encrypted using a stream cipher. The weak spot then becomes key management: How secure are keys, how hard can you make it to probe memory busses on the ASIC die, etc.

In-system programming (ISP) is handled by hardware state machines, not firmware. The SPI flash controller integrates a UART and processor memories so that the RAMs can be loaded from flash at boot time. The UART can also be used to program flash by any host computer with a serial port. It can also reset the processor.

cpu processor opensource forth vhdl fpga
hugsy/cemu https://github.com/hugsy/cemu
Tue 12 Jan 2021 05:27:18 PM PST archive.org

CEmu is a GUI application that empowers users to write assembly and test it by compiling it to bytecode and executing it in an QEMU-based emulator. CEmu combines all the advantages of a basic assembly IDE, compilation and execution environment, by relying on the great libraries Keystone, Unicorn and Capstone engines in a Qt powered GUI. It allows you to test binary samples, check your shellcodes or even simply learn how to write assembly code, all of this for the following architectures:

  • x86-32 / x86-64
  • Arm / AArch64
  • MIPS / MIPS64
  • SPARC / SPARC64
  • (more to come)
python gui emulator processors assembly crossplatform cpu
Migen | M-Labs https://m-labs.hk/migen/
Wed 08 May 2019 02:42:56 PM PDT archive.org

Migen is a Python-based tool that automates further the VLSI design process. The Migen FHDL library replaces the event-driven paradigm with the notions of combinatorial and synchronous statements, has arithmetic rules that make integers always behave like mathematical integers, and most importantly allows the design's logic to be constructed by a Python program. This last point enables hardware designers to take advantage of the richness of the Python language - object oriented programming, function parameters, generators, operator overloading, libraries, etc. - to build well organized, reusable and elegant designs.

tools vhdl fhdl python vlsi design cpu logic processors
jbush001/NyuziProcessor: GPGPU microprocessor architecture https://github.com/jbush001/NyuziProcessor
Fri 23 Nov 2018 05:06:06 PM PST archive.org

Nyuzi is an experimental GPGPU processor hardware design focused on compute intensive tasks. It is optimized for use cases like deep learning and image processing.

This project includes a synthesizable hardware design written in System Verilog, an instruction set emulator, an LLVM based C/C++ compiler, software libraries, and tests. It can be used to experiment with microarchitectural and instruction set design tradeoffs.

open hardware cpu gpu architecture fpga simulator
Homemade CPU – from scratch : Svarichevsky Mikhail http://3.14.by/en/read/homemade-cpus
Tue 20 Mar 2018 12:29:52 AM PDT archive.org

A collection of hand-wired, homebrew processor cores made out of discrete components.

macroscale processors electronics diy homebrew cpu
Unicorn – The ultimate CPU emulator http://www.unicorn-engine.org/
Tue 20 Mar 2018 12:21:30 AM PDT archive.org

Unicorn is a super-CPU emulator which handles multiple common processor core architectures, from x86 to Arm. Based on QEMU, written in pure C for speed and portability. Has multiple API bindings for different languages. Does just-in-time (JIT) translation of opcodes. Designed from the ground up to be thread-safe.

processors x86_64 software foss x86 sparc m68k arm jit api emulator mips powerpc cpu architectures
Computer hardware poster 1.7 by *Sonic840 on deviantART http://sonic840.deviantart.com/art/Computer-hardware-poster-1-7-111402099
Mon 19 Mar 2018 06:51:54 PM PDT archive.org

A poster of every extant processor, socket, module, and jack in use by computers today. Comprehensive and impressive. You can even buy a print of it if you want.

jacks poster computers drives sockets hardware computer ram memory cpu
Kestrel https://kestrelcomputer.github.io/kestrel/
Mon 19 Mar 2018 03:26:02 PM PDT archive.org

Homepage for the Kestrel Project, a F/OSS, fully open computer built around the RISC-V CPU.

hardware computer linux foss open cpu software
5006 links, including 377 private
Shaarli - The personal, minimalist, super-fast, database free, bookmarking service by the Shaarli community - Theme by kalvn